Data Fields | |
| dma_channel_hw_t | ch [16] |
| union { | |
| struct { | |
| io_rw_32 intr | |
| io_rw_32 inte0 | |
| io_rw_32 intf0 | |
| io_rw_32 ints0 | |
| uint32_t __pad0 | |
| io_rw_32 inte1 | |
| io_rw_32 intf1 | |
| io_rw_32 ints1 | |
| uint32_t __pad1 | |
| io_rw_32 inte2 | |
| io_rw_32 intf2 | |
| io_rw_32 ints2 | |
| uint32_t __pad2 | |
| io_rw_32 inte3 | |
| io_rw_32 intf3 | |
| io_rw_32 ints3 | |
| } | |
| dma_irq_ctrl_hw_t irq_ctrl [4] | |
| }; | |
| io_rw_32 | timer [4] |
| io_wo_32 | multi_channel_trigger |
| io_rw_32 | sniff_ctrl |
| io_rw_32 | sniff_data |
| uint32_t | _pad0 |
| io_ro_32 | fifo_levels |
| io_wo_32 | abort |
| io_ro_32 | n_channels |
| uint32_t | _pad1 [5] |
| io_rw_32 | seccfg_ch [16] |
| io_rw_32 | seccfg_irq [4] |
| io_rw_32 | seccfg_misc |
| uint32_t | _pad2 [11] |
| io_rw_32 | mpu_ctrl |
| dma_mpu_region_hw_t | mpu_region [8] |